Freescale Semiconductor /MK61F15WS /SIM /SCGC5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCGC5

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)LPTIMER 0 (0)REGFILE 0 (0)DRYICE 0 (0)DRYICESECREG 0 (RESERVED)RESERVED 0 (0)TSI 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (0)PORTA 0 (0)PORTB 0 (0)PORTC 0 (0)PORTD 0 (0)PORTE 0 (0)PORTF 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED

PORTF=0, PORTD=0, PORTE=0, TSI=0, PORTB=0, PORTA=0, DRYICE=0, DRYICESECREG=0, LPTIMER=0, REGFILE=0, PORTC=0

Description

System Clock Gating Control Register 5

Fields

LPTIMER

LPTMR clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

REGFILE

Register File Clock Gate Control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

DRYICE

Dryice clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

DRYICESECREG

Dryice secure storage clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

RESERVED

no description available

TSI

TSI clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

RESERVED

no description available

RESERVED

no description available

RESERVED

no description available

PORTA

PORTA clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

PORTB

PORTB clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

PORTC

PORTC clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

PORTD

PORTD clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

PORTE

PORTE clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

PORTF

PORTF clock gate control

0 (0): Clock is disabled.

1 (1): Clock is enabled.

RESERVED

no description available

RESERVED

no description available

RESERVED

no description available

Links

()